Runtime Configurable Deep Neural Networks for Energy-Accuracy Trade-off by Tann, Hokchhay et al.
To appear in IEEE International Conference on Hardware/Software Codesign and System Synthesis, 2016.
Runtime Configurable Deep Neural Networks for
Energy-Accuracy Trade-off
Hokchhay Tann, Soheil Hashemi, R. Iris Bahar, Sherief Reda
School of Engineering Brown University Providence, RI 02912
{hokchhay tann, soheil hashemi, iris bahar, sherief reda}@brown.edu
ABSTRACT
We present a novel dynamic configuration technique for deep
neural networks that permits step-wise energy-accuracy trade-
offs during runtime. Our configuration technique adjusts
the number of channels in the network dynamically depend-
ing on response time, power, and accuracy targets. To en-
able this dynamic configuration technique, we co-design a
new training algorithm, where the network is incrementally
trained such that the weights in channels trained in ear-
lier steps are fixed. Our technique provides the flexibility
of multiple networks while storing and utilizing one set of
weights. We evaluate our techniques using both an ASIC-
based hardware accelerator as well as a low-power embed-
ded GPGPU and show that our approach leads to only a
small or negligible loss in the final network accuracy. We
analyze the performance of our proposed methodology us-
ing three well-known networks for MNIST, CIFAR-10, and
SVHN datasets, and we show that we are able to achieve
up to 95% energy reduction with less than 1% accuracy loss
across the three benchmarks. In addition, compared to prior
work on dynamic network reconfiguration, we show that our
approach leads to approximately 50% savings in storage re-
quirements, while achieving similar accuracy.
Keywords
Deep Learning, Low-Power Design
1. INTRODUCTION
Deep neural networks (DNNs) have recently been the fo-
cus of many works in the machine learning and computer
vision communities [7, 17, 20]. Thanks to the increase in
computational capabilities and availability of big data, large
DNNs can be trained in relatively short periods of time al-
lowing them to surpass the performances of other methods
or even humans. As a result, many of the current real world
image and voice recognition applications such as Google im-
age search [11], and Siri voice recognition [2] utilize DNNs.
The application of such networks in many state-of-the-art
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recognition and classification problems has highlighted the
importance of high throughput and power efficient hardware
platforms. While delivering the state of the art results in
terms of accuracy, DNNs are extremely demanding in terms
of both computation and memory requirements. Such high
demands have limited the application of these networks to
high-end GPUs, which deliver the required throughput, al-
beit at a high energy cost.
On the other hand, energy efficiency has emerged as one of
the most significant concerns in the computer architecture
community. DNNs have high memory and computational
power demands, which translate directly to high power con-
sumption. As a result, power and memory efficient imple-
mentations of DNNs that can achieve high throughput in an
energy-efficient manner are of great importance.
DNNs have an inherent error tolerance that originates
from both their deployed applications as well as their very
nature, which can compensate for errors in the training pro-
cess. This error tolerance can be exploited by approximate
computing techniques to trade small amounts in accuracy
for significant savings in power consumption, silicon area
and design complexity.
In this work we propose a novel dynamic configuration
methodology that enables DNNs to (1) save energy during
runtime without compromising their accuracy, and to (2)
meet hard constraints in response time and power consump-
tion with graceful reduction in accuracy. Our contributions
are as follows.
• To enable dynamic configuration, we propose to ad-
just the number of active channels per layer of the
DNN during runtime. Our technique allows DNNs to
be partially or fully deployed, which leads to energy
savings and enables the DNN to track runtime con-
straints.
• To enable dynamic configuration without compromis-
ing accuracy, we co-design an incremental training al-
gorithm that takes advantage of intrinsic features of
neural networks, where we initially train a subset of
channels in each layer and gradually add in more chan-
nels, while keeping the earlier trained channels fixed.
We propose novel methods to adjust the weights to en-
sure that the network retains the accuracy of the orig-
inal network when it is fully deployed. Our method
offers the flexibility that would arise from using multi-
ple DNNs of different capacities, while only requiring
the memory and hardware real estate of one network.
• We analyze the energy-accuracy trade-offs enabled from
our approach in two different scenarios. The first sce-
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nario dynamically configures the DNN based on con-
straints arising during runtime, such as response time,
power and energy. The second scenario dynamically
adjusts the DNN to save energy as long as the accu-
racy of the classification results are not compromised.
We develop a method to determine the appropriate
network size and dynamically adjust it if the wrong
inference is detected.
• We implement and evaluate our proposed methods in
two different platforms commonly used within embed-
ded systems: a custom ASIC-based hardware acceler-
ator design and a low-power embedded GPU. For the
ASIC implementation, we use an industrial-strength
flow in 65 nm technology, and use the flow to evalu-
ate the runtime, power and energy consumption of the
hardware.
• Using the two platforms, we evaluate our methodology
on three well-recognized and diverse classification test-
benches using three different network architectures.
The three testbenches are MNIST, CIFAR-10 and SVHN
datasets [14, 15, 17] running on LeNet, ALEXnet and
ConvNet respectively [14, 16, 20]. Our results show up
to 95% reduction in runtime, with small or no accuracy
loss, and with less memory overhead. Further, we pro-
vide a systematic method for achieving such savings.
The rest of the paper is organized as follows. First, in
Section 2, we provide a short introduction into DNNs and
briefly report on recent work targeting low-power and ap-
proximate hardware implementations of DNNs. Section 3
describes our incremental training methodolgy followed by
Section 4, which describes our opportunistic and constraint-
based frameworks. Next, Section 5 summarizes our results
on the accuracy, runtime benefits, and power benefits. Here,
we also include our hardware accelerator design and its char-
acteristics. Finally, Section 6 summarizes the main contri-
butions of this paper.
2. BACKGROUND
DNNs were originally inspired by the behavior of the hu-
man brain. With the availability of increased computational
power and large training data, these DNNs have been re-
cently proven to produce state-of-the-art solutions for some
of the most challenging problems in computer vision, such
as image classification. Typical neural networks consist of
several layers, where each layer gets its input from the pre-
vious layer and feeds its output only to the next layer. Here,
the intermediate values between different layers are named
feature maps. Figure 1 shows the organization and connec-
tions of layers in a typical network. In this approach, each
layer consists of a number channels, where each channel is
responsible for implementing a specific feature map filter.
Channels within a layer share the inputs from the previous
layer while each using a different set of weights.
While there is a broad range of different layers available in
the literature, three types of layers are most commonly used
in DNNs. First, convolutional layers have multiple filters,
where each filter applies a convolution to the input feature
maps. In other words, the convolutional layer performs a
weighted sum on a region of the input features. The num-
ber of filters directly translates into the number of channels
in the respective layer. The building block units of convolu-
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Figure 1: The structure of a typical DNN.
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Figure 2: The structure of a neuron.
tional layers are neurons. Figure 2 shows this functionality
of each neuron.
Another class of layers that is closely related to convolu-
tional layers includes fully connected layers. In this layer,
each neuron has weighted synaptic connections to all neu-
rons in the previous layer. In other words, a fully connected
layer treats its input as a 1-dimensional vector and gener-
ates a 1-dimensional vector as the result. Some conventions
refer to this layer as simply a convolution layer with 1 × 1
kernels.
Finally, the third class of layers commonly used in DNNs
includes pooling layers. These layers extract local informa-
tion in each feature map by sampling input feature maps.
Divided into two main categories (namely, average pooling
and max pooling), these layers are commonly used to re-
duce the dimensionality of the feature maps and provide
translation invariance. Each of these pooling layers can be
complemented with a nonlinearity function to add nonlin-
earity to the system, which has been shown to improve the
performance significantly.
DNNs are typically trained using the backpropagation al-
gorithm, where the inference error in the output layer is
propagated backward in the form of partial gradients. Each
weight and bias is then updated using stochastic gradient
descent or one of its variants. After the network is trained,
it can be utilized in feedforward mode to evaluate the output
results for each input.
Recent interest in DNNs has motivated a broad explo-
ration of viable hardware and software solutions. Many
works have focused on optimization of neural networks for
effective implementations targeting both FPGAs [8–10] and
custom hardware accelerators [7, 13, 22]. Other works have
focused on optimization of the computation blocks [4, 8, 19].
For example, Farabet et al. [8] propose the use of one hard-
ware convolutional operator for implementing the filtering
computation while the rest of the computation is done in
software. Different parallelism and locality opportunities
are also explored in recent work [3, 4, 19]. As an exam-
ple, Chakradhar et al. [4] take advantage of inter-output
and intra-output parallelism and design a dynamically con-
figurable hardware design for the forward phase. Zhang
et al. [24] use a rooftop model to identify the best solu-
tion given a specific set of resources, thereby mitigating the
under-utilization of memory bandwidth and computational
logic. Their proposed tile-based custom design can achieve
up to 61.62 GOPS using floating point arithmetic. A tile-
To appear in IEEE International Conference on Hardware/Software Codesign and System Synthesis, 2016.
based hardware accelerator that uses custom-designed mem-
ory structures to exploit data locality is proposed in Dian-
Nao [5] and is capable of performing 452 GOP per second.
For our implementation, we exploit a tile-based hardware
closely related to the hardware proposed in DianNao.
To simplify the hardware design of DNNs, a number of
recent works advocate the use of approximating computing
techniques. Du et al. [6] propose the use of an approxi-
mate multiplier design for weight and input multiplication
and conduct a broad design space exploration to determine
the best network designs. Venkataramani et al. propose
a methodology in which less sensitive neurons are approxi-
mated with precision scaling [23]. The power and accuracy
results are then evaluated on a customized quality config-
urable neuromorphic processing engine to report the bene-
fits. In a similar approach, Zhang et al. propose to remove
the less critical neurons in favor of energy reduction [24].
While achieving savings with small accuracy degradation,
the benefits from these methods are limited since they only
target individual neurons. In addition, the final design is
rigid with no runtime reconfigurability. Our proposed incre-
mental training method eliminates both of these constraints
without requiring special modification to the network.
Park et al. [18] proposed a “Big/Little” implementation,
where two networks are trained and used to reduce energy
requirements. For each input, the little network is first eval-
uated and the big network is triggered only if the result of
the little network is not deemed confident enough. While
this work is the closest to ours, our proposed approach dif-
fers in that we do not need to store different sets of weights
to implement networks with different sizes. This is a sig-
nificant improvement as DNNs require substantial memory
capacity and these memory requirements translate directly
to memory transfers and computations. In our approach, in-
termediate results can be stored for partial use in the bigger
network, therefore reducing data storage, transfer, and com-
putation. In addition, we provide a comprehensive method-
ology to evaluate an application beforehand and identify the
best set of configurations such as number of increments as
well as the portion of network used in each increment.
In the next section, we present our proposed incremental
training and testing methodology, driven by power consump-
tion and memory requirement considerations.
3. METHODOLOGY
Typical DNN architectures consist of series of convolu-
tions, pooling, and non-linearity. Each convolution layer
has varying numbers of channels, each of which is connected
to all channels in the layers in front and behind. While
the channels contribute to the feature pools for that layer,
each channel comes at a cost in terms of weight storage,
communication, and computation in a forward pass. In our
work, we assume that the number and types of layers and
the channels within our testbench architectures are optimal
with respect to targeted accuracy. However, we propose to
leverage the number of active channels in each layer during
runtime to yield energy saving.
Given a network, such as Figure 1, we first form smaller
or sub-networks from the original network by reducing the
number of channels in each layer except for the output layer.
For instance, the sub-networks labeled A in Figure 3 is a
smaller network created from the original network by keep-
ing only channels labeled A active while disabling those la-
Figure 3: Illustration of Incremental Training on a
typical DNN.
beled B and C. During runtime, when only sub-network A
is used, all synaptic connections between channels in A and
those in B and C are cut, resulting in less computations in
the forward pass, which translates directly to energy sav-
ings. However, since smaller networks are less accurate, it
may be beneficial to have multiple sub-networks of differ-
ent sizes such as A, (A ∪ B) and the full network (A ∪ B
∪ C ) enabling the deployment of different network sizes as
required. We keep the ratio of channels used in each sub-
network compared to the full size network constant across
all layers (excluding the last layer) to ensure feature rep-
resentations are not lost between layers. In addition, this
simplifies the search space for such sub-networks.
In order to allow sub-networks to be deployed indepen-
dently while minimizing the weight storage requirement to
that of a single network, we co-design the training algo-
rithm (Algorithm 1) to train the network. We call this al-
gorithm incremental training since the training process is
done in increments. The input to Algorithm 1 are the num-
ber (Num Incr) and the network architectures of the incre-
ments (Incr Arch), which contains the number of additional
channels in each layer at different increments. Initially, we
train the first increment, which is the smallest network (line
1 and 2 in the algorithm). Then, at each new increment,
we expand the network by adding in more channels (line 4).
We then train the resulting network while keeping all the
weights in the previous training fixed (line 7). When a new
channel is added, it is connected to all channels in the layers
ahead and behind, so all these new synaptic connections are
also trained. This process is repeated until the network size
is equal to the that of the original network. Every time the
network is trained with new channels, we keep a copy of the
previous weights of the final output layer since these weights
represent a unique output classifier. We refer to the number
of trainings as the number of increments in training process.
By performing incremental training, we provide the flexi-
bility of using multiple networks of different sizes while stor-
ing and utilizing only one set of weights. As shown in Figure
3, we can either deploy just the fraction A or (A ∪ B) or
the full network (A ∪ B ∪ C ). This deployment scheme al-
lows for a trade-off between delay/energy and accuracy at
runtime. We show next a systematic method to determine
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Algorithm 1: Incremental Training
Input : Num Incr, Incr Arch
Output: Trained Network
1 net = initialize(Incr Arch[1])
// Train all weights in net
2 net = train(net, KEEP FIXED(NULL))
3 for i = 2 to Num Incr do
// Add more channels and initialize their
// weights
4 tmp net = {net ∪ initialize(Incr Arch[i])}
// Keep all weights corresponding to net
// fixed
5 tmp net = train(tmp net, KEEP FIXED(net))
6 net = tmp net
7 end
8 return net
the optimal number and sizes of retraining increments for a
given network.
3.1 Network size versus inference accuracy
In order to effectively transform a given network so that it
is runtime configurable, we first estimate the upper bounds
of inference accuracy for various sizes of the network. For
instance, we consider the accuracy achievable by the smaller
network whose channels are labeled A in Figure 3. Then we
do the same on the network whose channels are the union of
A and B, and so on. This analysis is performed by the same
method as incremental training except that in each training,
we allow all weights to change. In addition, for each training,
we use the same hyper parameters such as weight decay and
momentum as given with the original network. We call these
trained networks the Golden Models.
By gradually increasing/decreasing the size of the net-
work, we have an estimate of how the number of channels
affects the network accuracy. In section 4.2, we use this
information to estimate the optimal number of retraining
increments, which represents the number of networks with
different sizes that could be independently deployed. For
instance, when the number of retraining increments is 2, we
can only deploy either a specific fraction of the network or
the full network. Whereas when the number of increments
is 3 as in Figure 3, we can deploy either just A, A and B
combined, or the full network. The optimal number and
sizes of increments would result in the lowest average size of
network deployed per input using our algorithm outlined in
Section 4.2.
3.2 Weight Initialization
Most DNNs are trained using the backpropagation algo-
rithm with stochastic gradient descent or one of its variants.
During training, the inference error from the output layer is
propagated backward in the form of partial gradients, and
the synaptic weights in each layer are updated concurrently.
This training scheme presents a challenge for our method
because in incremental training, we optimize the network
according to only a subset of the weights at each training
increment, and these weights are fixed in the next increment.
Fortunately, the non-convex nature of the cost function in
DNNs allows for many local optima, which could be very
close to the local optimum found using the original training
scheme. At each step, incremental training searches for these
local optima by adapting features learned by new channels
to features which are already captured by the fixed a priori
channels.
With a more restricted search space compared to the orig-
inal training procedure, our method could lead to some ac-
curacy drop in the full network. However, we found that the
number of retraining increments and sizes of channel incre-
ments directly correlate with the final accuracy difference
from the traditional training scheme. In particular, with
few increments and large increment size, there is no accu-
racy drop. Depending on deployment scenario, designers
can trade off the number of increments and accuracy of the
network. We propose next, an initialization technique that
helps lead to smaller drops in accuracy.
Good initialization of synaptic weights plays a key role in
the success of training DNNs [21]. Given a network archi-
tecture, we first train a separate model for each increment,
where all weights and biases are allowed to change, using the
original initialization and training procedure. We call these
the golden models. In Figure 3, the golden models would be
(A ∪ B) for the second increment, and (A ∪ B ∪ C ) for the
third and last increment. Then, in incremental training, we
initialize each new increment with its corresponding golden
model and substitute in the fixed weights from the previous
increment.
In Section 5, we will evaluate the proposed initialization
techniques and show that it leads to a significant boost in
accuracy compared to regular incremental training.
4. RUNTIME METHODOLOGY
The increase in popularity of mobile platforms imposes
strict regulations on delay and energy requirements. While
DNNs are leading the state-of-the-art in accuracy perfor-
mance, they are especially hard to be deployed in mobile
settings due to their energy and high throughput require-
ments. We aim to provide a method, which can help design-
ers achieve the accuracy goal but with smaller energy, delay
and storage overhead. This system can be deployed in either
of the two following schemes to achieve energy savings.
4.1 Runtime, Energy and Delay Constraints
In this scheme, the system is given energy and delay con-
straints in real-time, so the system must adjust the net-
Algorithm 2: Feedback Controller for Dynamic Net-
work Configuration
Input : Constraints: Energy and Delay
Input : System Performance: sysEnergy and
sysDelay
Output: capacity
1 if Energy or Delay changes then
2 if Energy or Delay decreased then
3 if sysEnergy > Energy then
4 Decrease capacity;
5 end
6 else
7 capacity = MaxCapacity;
8 end
9 else
10 if sysEnergy > Energy then
11 Decrease capacity;
12 end
13 end
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Figure 4: Dynamic adjustment of DNN capacity us-
ing feedback controllers as implemented in the pro-
posed constrained design approach. For real time
constraints, the controller monitors the response
time and power consumption of the DNN and ad-
justs its capacity based on the measurements and
the target runtime constrains.
work size to meet the constraints. One possible scenario is
that real-time constraints force a DNN to provide an answer
within a smaller window of time as in the case of DNN ac-
celerators deployed in autonomous vehicles, where a sudden,
unexpected situation could force an on-chip DNN to make a
decision within a tighter window of time. Another possible
scenario is in mobile devices, where low-power modes can
demand a DNN to reduce its nominal power consumption
during run time.
We develop Algorithm 2 for our feedback controller given
in Figure 4 to regulate the number of channels or network
capacity allowed at any given point, This algorithm first
checks the energy and delay constraints and current sys-
tem performance. If the energy and/or delay budget is not
met, the network capacity is adjusted accordingly. At any
point, the controller tries to adjust the capacity such that
the system performance is close to, but does not exceed,
the constraints. This allows for the highest possible infer-
ence accuracy while not violating the constraints. However,
when the constraints loosen (i.e., allowing higher energy or
delay), in order to avoid implementing expensive controller
circuitry with memory, we allow the controller to jump to
the biggest network and then settle to the correct capacity
based on the current constraints.
It is desirable, in this scheme, to maximize the number
of retraining increments in the incremental training since
this would allow more flexibility at runtime. However, large
number of increments could lead to larger accuracy drop in
the full network as discussed in Section 3.2. This results
in a trade off, which would vary between applications. In
this work, we use 4 retraining increments to demonstrate
the resilience of incremental training.
4.2 Opportunistic Energy Saving Scheme
In this scheme, our goal is to maximize energy saving while
minimizing accuracy loss. This is equivalent to minimiz-
ing the average number of computations needed per input,
which is achieved by deploying the smallest fraction of the
network. However, since a smaller network is less accurate
in general, there needs to be a recovery mechanism when
the inference of the smaller network is wrong. As shown in
Figure 5, our technique consists of a runtime configurable
DNN of choice and a score margin classifier.
Score margin is defined as the absolute difference between
the two largest neuron outputs (scores) in the final layer
of a DNN.Leveraging the observations from Park et al. [18]
that there is a strong correlation between the top two score
Figure 5: Dynamic adjustment of DNN capacity us-
ing score margin classifiers as implemented in the
proposed opportunistic approach. The score margin
unit scales down the DNN to save energy as long as
accuracy is not compromised.
margins and the prediction accuracy, we use this margin
information in our recovery mechanism.
Algorithm 3: Runtime Opportunistic Energy Saving
Scheme
Input : TrainedNet, ImageIn, Threshold
Output: Class
1 ForwardPass() , performs a forward pass evaluation on
the input
2 Net = TrainedNet[increment=1]
3 (Class, ScoreMargin) = ForwardPass(Net,ImageIn)
4 while ScoreMargin < Threshold[increment] do
5 increment = increment + 1
6 Net = TrainedNet[increment]
7 (Class, ScoreMargin) = ForwardPass(Net,ImageIn)
8 if TrainedNet[increment+1]=NULL then
9 break
10 end
11 end
12 return Class
In this approach, when the top two score margins fall be-
low a certain threshold, we deploy a bigger fraction of the
network. Algorithm 3 illustrates this process. This thresh-
old can be set statically or adjusted dynamically. Compared
to Park et al., the memory requirement for our method is
significantly less since we only need to store small additional
weights for the final output layer for various-sized networks.
The difference becomes even bigger when the number of
retraining increments increases, as will be shown in Sec-
tion 5.2. In addition, we provide a systematic search ap-
proach for such networks.
The optimal number of retraining increments is not nec-
essarily the largest one in this scheme. As discussed below,
it depends on the accuracy of the full network, the initial
increment and the accuracy increase of each increment. Let
E be the expected fraction of network deployed per input.
We can compute E as follows:
E =
N∑
i=1
[
i∑
j=1
fj
]
·[P (SMi > θi|fi) (1)
− P (SMi−1 > θi−1|fi−1)],
where fi represents the fraction of the network in increment
i, N is the number of increments until the full network is
deployed, and P (SMi > θi|fi) denotes the probability that
the score margin (SM) is greater than the threshold θi in
increment i given that the network size is fi, so the inference
result is final. At increment N , the full network is deployed,
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so fN = 1, θN = 0 or undefined, and P (SMN > θN |1) , 1.
For i < N , P (SMi > θi|fi) can be approximated as follows:
P (SMi > θi|fi) = P (fi correct) · P (SMi > θi|fi correct)
+(1− P (fi correct)) · P (SMi > θi|fi wrong)), (2)
where P (fi correct) ∈ [0, 1] is the accuracy of fi. Figure 6
shows the inference accuracy of the golden models for the
three networks we considered for this paper. We obtain
P (fi correct) by curve fitting the accuracy versus network
size using this figure.
The expected accuracy of the network deployed using our
incremental method (netacc) is computed by:
netacc =
{
T1 if N > 1
P (fN correct) N = 1,
(3)
where
Ti =

P (SMi < θi|fi correct) if i < N
+P (SMi < θi) · Ti+1
P (fN correct) otherwise.
Our goal is to choose F=(f1, f2, . . . , fN ), Θ = (θ1, . . . , θN ),
and N so as to minimize E while maximizing netacc. This
can be stated as:
argminN,F,Θ [E, 1− netacc] . (4)
We observe that, for any θi ∈ [0, 1], P (SMi < θi|fi cor-
rect) increases as fi decreases, as shown in the top plot of
Figure 7. This is beneficial for netacc; however, the energy
savings is not optimal in this case because larger networks
could be deployed even though the inference of the smaller
network is correct. To analyze score margin behavior for
different network sizes, we perform a forward pass on the
validation set using the golden models in Figure 6 and re-
port the score margin in Figure 7. Given limited space, we
only report the result for CIFAR-10. Based on these results,
training with fi too small can in fact hurt E for ∀θi ∈ [0, 1];
e.g. when the number of active channels is 4, the score mar-
gin for the correct inference case has no clear trend. Thus,
we set a minimum value for fi for each benchmark network.
Figure 7 also shows that θi correlates with fi, so for each
fi, we can use the static method used by Park et al. [18]
to find θi such that Eqn. (4) is optimized. Thus, we first
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compute optimal N and fi by optimizing Eqn. (1). Keep-
ing the fraction of active channels uniform across layers in
the network allows a relatively small search space for N
and fi. This uniform fraction is also necessary for preserv-
ing the information between layers. Thus, we can optimize
Eqn. (1) by simply sweeping through all possible values of N
and fi assuming that P (SMi < θi|fi correct) = P (SMi ≥
θi|fi wrong) = 0.
5. EXPERIMENTS
5.1 Experimental Setup
We evaluate our proposed techniques on two different plat-
forms: (1) a custom hardware accelerator and (2) a low-
power embedded GPU. Details of our evaluation platforms
follow.
Input 
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Figure 8: The custom HW implemented in our work.
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Design Area Power Delay
(mm2) (mW ) (ns)
Floating Point 16.74 1379.6 3.99
Fixed Point <32,16> 14.13 1213.4 3.99
Fixed Point <16,10> 6.88 574.8 3.94
Table 1: The hardware implementation characteris-
tics of different arithmetic and bit-widths.
1. Custom Hardware Accelerator. For our custom ac-
celerator experiments, we adopt a tile-based design similar
to DianNao [5]. We use a 65 nm technology node and Synop-
sys Design Compiler to synthesize our design. We implement
16 neuron processing units, with 16 synapses for each neuron
where the inputs, weights, and outputs are stored in sepa-
rate SRAM buffers for high throughput. We use 32-bit fixed
point arithmetic and the calculation of the output for each
neuron is divided into three phases where the phases are mul-
tiplication, additions, and the non-linearity functions. Fig-
ure 8 illustrates the organization of our accelerator design.
We also design and implement our own custom hardware
controller which enables the accelerator to calculate and uti-
lize the score margin for each image and decide whether to
move to the next image or rerun the same image on a bigger
network. In Figure 8 we highlight this controller logic as
margin controller, which differentiates our implementation
from DianNao. Our controller adds an insignificant area and
power overhead of approximately 0.15%, and delay overhead
of 12ns each time it is activated. In our implementation, the
total capacity of our three buffers is 90KB. We model an
off-chip DDR3 DRAM memory with 4GB of capacity for
storing the weights. To evaluate the design metrics and ex-
ternal memory, we use CACTI [1] models.
To isolate the inaccuracies introduced using the proposed
methods and to eliminate the quantization inaccuracies, we
use a bit-width that ensures there is no degradation in accu-
racy compared to floating point as implemented in software.
We observe, empirically, that in our applications, fixed point
representation using 32-bits delivers no drop in accuracy
compared to floating point while offering some benefits in
design parameters. Therefore, for Section 5.2, we use a 32-
bit fixed point implementation to report the performance.
We provide in Table 1 the design characteristics of different
bit-widths as well as a single precision floating point imple-
mentation. Here, 〈n, f〉 shows the bit-width and the fraction
part width respectively. As expected, as we increase the bit-
width, the area and power increase. Also, the floating point
implementation has the highest delay and power overhead.
Table 2 provides in detail the hardware characteristics of the
32-bit fixed point hardware implementation. The resulting
hardware is capable of performing 496 fixed point operations
every clock cycle resulting in 124 GOP per second or 102.48
GOP per Watt.
2. Embedded GPGPU: For our GPU experiments, we
use single precision floating point weights and inputs and
evaluate our techniques using the Nvidia Jetson TX1 board.
We choose an embedded GPU to demonstrate the critical
improvement in runtime and energy of our method when
DNNs are deployed in a resource constrained environment.
The board features a quad-core 64-bit ARM A57 CPU and a
256-core Nvidia Maxwell GPU. We modify Caffe [12] to take
advantage of our dynamic network configuration method.
Component Area Area Power Power
(um2) (%) (mW ) (%)
Total 14,133,270 1213.4
Combinational 1,220,249 8.63 140.4 11.57
Buffer/Inverter 76,716 0.54 Neg. 0
Registers 14,133,270 0.65 28.0 2.31
Memory 14,133,270 90.72 1,044.9 86.11
Sb (Weights Buffer) 11,369,714 80.64 979.96 80.76
Bin (Input Buffer) 712,294 5.04 61.25 5.05
Bout (Output Buffer) 712,295 5.04 61.25 5.05
NFU (Functional Unit) 1,275,780 9.03 163.85 13.50
Control Logic 36,187 0.26 4.06 0.33
Table 2: Breakdown of hardware implementation
characteristics of different components.
LeNet [16] ConvNets [20] ALEXnet [14]
28×28 32×32×3 32×32×3
conv 5×5×20 conv 5×5×16 conv 5×5×32
maxpool 2×2 avgpool 2×2 maxpool 3×3
conv 5×5×50 conv 7×7×512 conv 5×5×32
maxpool 2×2 conv 5×5×20 avgpool 3×3
innerproduct 500 avgpool 2×2 conv 5×5×64
innerproduct 10 innerproduct 20 avgpool 3×3
innerproduct 10 innerproduct 10
Table 3: Benchmark Networks Architecture De-
scriptions.
Benchmarks. All of our experiments are performed us-
ing three well-known DNNs, for MNIST, CIFAR-101 and
SVHN datasets [14, 15, 17]. Benchmark details are given in
Table 3. We do not perform pre-processing on any of the
datasets other than normalization or mean subtraction. For
MNIST and CIFAR-10, we randomly split out 10% of each
classification category from the original test set as our vali-
dation set. For the SVHN dataset, we prepare the validation
and training sets using the same method as Sermanet et al.
[20] except that we do not preprocess the images. We chose
the three networks to reflect varying final network accura-
cies and to illustrate the importance of multi-step flexibility
through incremental training. Our networks are trained us-
ing Caffe [12]. Our analysis in Section 3 is performed on the
validation sets, and we report all results in this section from
the test sets.
5.2 Experimental Results
In this section, we first demonstrate the strength of incre-
mental training by comparing its accuracy performance to
channels shutdown, where we shutdown a number of chan-
nels from each layer of the full network for each input. The
number of channels left active in each layer is equal to that
of the incremental training counterpart to ensure that the
number of computations needed are the same for the two
networks. In addition, we show the effect of the initializa-
tion procedure proposed in Section 3.2.
To demonstrate the strength of incremental training and
the initialization procedure, we train ALEXnet DNN using
these two methods. We then compare their accuracy per-
formance to that of the golden model as shown in Figure
9. However, deployment of the golden model is unrealistic
1We remove the local response normalization layers from the
AlexCIFAR-10 network to simplify our hardware implemen-
tation. In agreement with recent literature, which questions
the necessity of such a layer, we found that the accuracy
drop is small (less than 1%).
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Figure 9: Comparison of inference accuracy on
CIFAR-10 validation set for golden model, incre-
mental training, channel increments shutdown and
incremental training with initialization from Section
3.2. Relative runtime is the ratio of the forward-pass
runtime to that of the full network. The two num-
bers displayed at each datapoint (x/y) shows the
number of channels as explained in Figure 7.
since it would require extra storage for each network of dif-
ferent sizes. For a fair comparison, we also perform channel
increments shutdown experiment, where we shutdown chan-
nels in the full network of the golden model. The number of
training increments is set to four for all experiments. After
the first increment (8/32 in the figure), a large fraction of
the weights is kept fixed at each new training increment, yet
the accuracy continues to increase for incremental training.
On the other hand, channel increments shutdown result in
disastrous accuracy drop. This highlights the importance
of incremental training and its resilience despite the small
fraction of trainable weights. In normal incremental train-
ing mode, however, the accuracy drops when going from
the third to the last increment (from 24/32 to 32/32 in the
figure). It is observed that this drop is due to the large
magnitudes of the weights in the the third increment, which
are kept fixed, interfering with the learning of new weights
in the fourth increment, especially since these new weights
are normally initialized to very small values. This accuracy
drop reduces significantly when we apply the initialization
procedure proposed in Section 3.2, which initializes the new
weights to comparable magnitudes to the fixed ones. In ad-
dition, initialization from the golden models helps ensure a
good starting point.
As demonstrated in Figure 9, weight initialization results
in considerable accuracy boost for incremental training and
therefore, we perform our training using this method for the
rest of our experiments. Next, we report the energy savings
and accuracy results for the two scenarios as described in
Section 4.
1. Runtime Energy, Delay Constraints: For these
experiments, first we incrementally train each network to
support 4 different increments. As discussed in previous
sections, increasing the number of increments without pro-
visions results in significant accuracy losses. Therefore, se-
lecting the number of increments is a trade-off between the
LeNet ConvNets ALEXnet
Incr. T(us) E(uJ) T(us) E(uJ) T(us) E(uJ)
1 4.61 5.59 86.49 103.78 57.80 70.12
2 14.43 17.48 313.69 376.41 177.04 214.80
3 75.54 91.61 686.51 823.76 357.74 434.03
4 283.04 343.39 1203.34 1443.90 599.85 727.81
Table 4: Mean energy cost (E) and processing time
(T) per input image when different fractions of the
each networks are deployed using our custom hard-
ware accelerator.
LeNet ConvNets ALEXnet
Incr. T(us) E(uJ) T(us) E(uJ) T(us) E(uJ)
1 1.64e03 1.40e04 1.97e03 1.45e04 2.52e03 2.09e04
2 1.81e03 1.58e04 2.45e03 2.41e04 2.46e03 2.01e04
3 2.23e03 1.88e04 2.25e03 2.00e04 2.77e03 2.16e04
4 3.14e03 2.94e04 3.22e03 3.05e04 3.28e03 3.13e04
Table 5: Mean energy cost (E) and processing time
(T) per input image when different fractions of the
each networks are deployed using Nvidia Jetson TX1
GPU board. Input images are fed into the network
one at a time.
reduction in accuracy and the flexibility to perform within
close vicinity of the constraints. We choose 4 increments
due to the fact that a larger number of increments results
in further accuracy drop even when the full network is de-
ployed. The achieved accuracies for each network and for
each network size is shown in Figure 10. Also in Figure 10
we compare the accuracies of our incrementally trained net-
works to their respective golden models, which has a weight
set for each increment to avoid accuracy loss, as described
in training initialization in Section 3.
Figure 10 demonstrates that we are able to transform our
benchmark networks into runtime configurable with 4 incre-
ments while sacrificing a maximum of 1.4% of full network
accuracy. It is critical to note that this 1.4% reduction in
accuracy is due to high number of increments. It is up to
designers to decide on the trade off. With small number
of increments, the reduction is negligible, as shown in the
Opportunistic Energy Saving scheme. We also evaluate the
energy and delay characteristics of our proposed methods
using two domains commonly used within the embedded sys-
tem design framework. In Table 4, we give the energy costs
and response time when deploying each increment for each
of our three networks using our custom accelerator, while
Table 5 summarizes the results when the networks are im-
plemented on the TX1 GPU board. Table 4 reports good
saving when going from the first increment to the fourth.
However, there are some inconsistencies in Table 5, where
some smaller networks have larger execution time/energy
than the larger ones. Our profiling results show that Caffe
maps the smaller networks to less optimized GPU kernels in
the CuDNN library2. In addition, some kernels appear to
be the bottlenecks as they have similar runtime for smaller
and larger networks. Thus, the execution time/energy dif-
ference among the various increments in Table 5 is a modest
estimate.
With this trained network, we next develop a set of run-
time energy constraints to show the effectiveness of our run-
time controller, as described in Algorithm 2. Figure 11
shows the controller in action, as implemented in our ASIC-
based custom hardware, where we impose energy constraints
2https://developer.nvidia.com/cudnn
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CIFAR-10. The two numbers (x/y) at each data point have the same representation as Figure 7.
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Figure 11: Comparison of network energy adjusts
with the imposed energy budget over time running
MNIST tesebench.
during runtime, and the controller adjusts the network ca-
pacity to meet the constraints. We evaluate our controller
on the MNIST network and the four levels of network energy
per image are defined as summarized in Table 4. We see that
with an incrementally trained network, the system is able to
adapt to different energy requirements dynamically.
While in our work we focus on minimizing the memory re-
quirements which would result in lower power consumption,
in previous work, Park et al. propose to store two different
networks and deploy them dynamically [18]. This is also
applicable to our case, where we simply store the golden
models, each of which consists of four sets of weight each of
different size. While this leads to a 1% increase in the final
network accuracy compared to incremental training, there
is a heavy cost in storage requirement. Table 6 provides
a comparison between our method and Big/Little [18]. As
demonstrated in the table, saving different sets of weights
rather than one, can result in up to a 96.43% additional
memory requirement in reference to the original network. In
addition, during runtime these four different networks need
to be in memory for fast dynamic switching, which would
incur high memory power and could mask the energy saving
from dynamic network configuration.
2. Opportunistic Energy Saving: In this approach, for
each DNN we first perform analysis on the optimal num-
ber and sizes of each increment, as discussed in Sections
3.1 and 4. Table 7 shows the computed optimal values using
Eqn. (1). Note that the fraction of active channels is uniform
LeNet ConvNet ALEXnet
Ours 0.58% 0.10% 17.39%
Big/Little [18] 30.71% 88.08% 96.43%
Table 6: Additional storage requirements normal-
ized to the original network when the system is al-
lowed to store multiple weights network.
LeNet ConvNets ALEXnet
Num Incr. 3 2 2
1st incr. 0.25 (0.90) 0.25 (0.75) 0.25 (0.70)
2nd incr. 0.30 (0.85) 1 1
3rd incr. 1
Table 7: Optimal number of retraining increments
for each network and fractions of active channels in
each layer for each increment (score margin thresh-
old in parentheses).
across all layers except the output layer, where the number
of neurons is fixed. For instance, increment 1 of ALEXnet
has 25% of the number of channels in the full network. Since
the full network has 32 channels in its first layer, increment
1 will have 8 channels in its first layer. As shown in Table 7,
when the network is highly accurate and resilient against
large fractions of the channels disabled such as LeNet [16],
the optimal number of increments is larger since larger sav-
ings can be achieved with a small probability of redoing the
computation. Based on the results in Table 7, we proceed
to incrementally train the network. We then compute the
optimal threshold θ for score margin for each network in-
crement by maximizing the energy saving-accuracy product
on the validation set. The threshold values are shown in
parentheses.
Table 8 shows the inference accuracy and the energy of
the different network increments. When the number of re-
training increments is small, such as the case here, the accu-
racy difference between the incrementally and traditionally
trained networks are almost negligible. Table 8 shows that
the maximum accuracy difference in the full network be-
tween the two training schemes is 0.52%. Table 9 shows
the energy saving and accuracy drops for each of our three
benchmarks as evaluated on both of our platforms (i.e., the
hardware accelerator and the TX1 GPU board). The GPU
result of CIFAR-10 is omitted since the saving is minimal
because, as discussed previously, the smaller network gets
mapped to less optimized kernels. Compared to Big/Little
[18], we are able to achieving the same or better saving with
smaller memory requirements. We also provide a systematic
method for achieving such saving.
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LeNet ConvNets ALEXnet
Incr. Acc. E(uJ) Acc. E(uJ) Acc. E(uJ)
1 0.9760 5.59 0.828 103.78 0.724 70.12
(0.9760) (0.828) (0.724)
2 0.9866 17.48 0.8637 1443.90 0.8088 727.81
(0.9856) (0.8691) (0.8106)
3 0.9885 343.39
(0.9882)
Table 8: Inference Accuracy (in parenthesis is the
accuracy of the golden model for network with the
same size as the increment) and energy cost for each
increment in incremental training.
LeNet ConvNets ALEXnet
Accuracy Drop 0.60% 0.96% 0.29%
Acc. Energy Savings 95.53% 58.74% 32.61%
GPU Energy Savings 48.00% 18.39%
Table 9: Energy savings and accuracy drops for the
dynamic configuration normalized to the golden re-
sult.
6. CONCLUSIONS
The massive computational requirements of DNNs presents
a challenge for its application on mobile platforms, where
energy and delay budgets are restricted. However, with its
state of the art accuracy, DNNs are becoming prevalent. In
this work, we proposed a dynamic configuration approach for
DNNs in conjunction with a co-designed incremental train-
ing methodology. Our approach achieves the targeted ac-
curacy while allowing for runtime configurable energy and
delay budget. It also enables the DNN to meet runtime
constraints such as response time or power with graceful
trade-off in accuracy. We show that our technique could be
used to enable large energy saving with very small accuracy
reduction using three DNN benchmarks. We evaluate these
savings using our custom hardware design accelerator as well
as TX1, an embedded GPU platform. Furthermore, our
method requires much less memory and silicon real-estate
compared to previous dynamic techniques.
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